

FPGA Design

Part II - Xilinx Design Tools

Thomas Lenzi

Objective

- In this lecture we will learn to design for FPGAs using the Xilinx Development Tools.

Development Tools

Xilinx Development Tools


- ISE Design Suite: for Spartan3, Spartan6, and Virtex6 FPGAs
- Vivado Design Suite: for new generations of FPGAs
- Impact: programming of the FPGA
- ISim: simulate VHDL and Verilog code
- ChipScope: in-system debug and analysis. Allows you to monitor and control signals inside the FPGA
- Core Generator: gives you access to pre-build components
- PlanAhead: floorplanning, pin assignment, ...
- Xilinx Software Development: develop C/C++ code for embedded systems
- etc

Design workflow

1. ISE: write the VHDL and Verily code
2. *ISim: perform software simulations
3. *PlanAhead: allocate ressources on the FPGA
4. Impact: program the FPGA
5. *ChipScope: in-system debug of the code

ISE Design Suite


Workflow



Structure of the project

- Every design includes two things:
 - VHDL files that describe the behaviour of the code;
 - UCF (user constraints) files that constrain the design (IO pins for signals, timing requirements, ...).


Structure of the code



- The structure of a VHDL code can be compared to the structure of an FPGA.
- The Top-Level file describes the FPGA itself. It regroups the signals that will leave or enter. That module is connected to the world via the IO pins.
- In that module, you can create sub-modules to use regions of the FPGA.
- There is no limitation to the number of sub-modules you can create.



Create a project

- Go to “File > New Project...”
- Give it a name and a location, set the “Top-Level source type” to “HDL”, and click “Next”
- Select the attributes corresponding to your board and click “Next”
 - Family: Spartan3E
 - Device: XC3S100E
 - Package: CP132
 - Speed: -4
 - Preferred language: VHDL
- Finally click “Finish”




Create a VHDL file

- Go to “Project > New Source...”
- Select “VHDL Module” and give it a name with a .vhd extension, then click “Next”
- On the next window, leave everything empty and click “Next” and then “Finish”




Create a UCF file

- Go to “Project > New Source...”
- Select “Implementation Constraints File” and give it a name with a .ucf extension, then click “Next”
- On the next window, click “Finish”




ISE interface



Design management



- This region allows you to generate your design and flash it on the FPGA.
- Various tools are also present to analyse and optimise your design.
- To compile a design, simply double-click on “Generate Programming File”. All the necessary steps will be done automatically.



ISim

Simulation environment

- ISE makes a difference between Implementation (code that will run on the FPGA) and Simulation (code that will be run on the software side only).
- Simulation often re-uses implementation code but provides it with signals that are generated in the simulation code.
- For example, instead of being connected to a button on the PCB, the signal would be manually defined (first high, then low after x ns, ...) by a VHDL simulation code.



ISim

The screenshot displays the ISim software interface with the following components:

- Design and hierarchy:** The left sidebar shows the project hierarchy, including 'vfat2_data_decoder_test' and its sub-components like 'std_logic_1164', 'numeric_std', and 'types_pkg'.
- Signals:** The 'Objects' pane lists simulation objects such as 'ref_clk_i', 'reset_i', 'vfat2_data_out_i', 'tk_data_o', and various 'vfat2_event' signals.
- Value:** A table displays the current values for the selected signals, such as 'ref_clk_i' with a value of 1 and 'ref_clk_period' with a value of 25000 ps.
- Waveform:** The main window shows a digital waveform plot with a time scale of 1,000,000 ns. It displays a clock signal (ref_clk_i) and several data signals (vfat2_event_0 through vfat2_event_4) with their corresponding binary values.


Labels at the bottom of the image identify these sections: 'Design and hierarchy' (green), 'Signals' (blue), 'Value' (yellow), and 'Waveform' (orange).

Console output at the bottom left reads: "This is a Full version of ISim. Time resolution is 1 ps. Simulator is doing circuit initialization process. Finished circuit initialization process. ISim>"

Bottom right status bar: "Sim Time: 1,000,000 ps"

PlanAhead

Pin placement



- PlanAhead can be used for pin placement in the design. It gives a visual representation of the FPGA and allows you to point and click to place signals.

PlanAhead interface

The screenshot displays the PlanAhead software interface for a synthesized design. The main window shows a grid representing the FPGA package, with various components and connections highlighted in different colors. The interface includes a menu bar (File, Edit, Tools, Window, Layout, View, Help), a toolbar, and several panels: a Netlist panel on the left, a Properties panel below it, and an I/O Ports table at the bottom.

The I/O Ports table lists the following ports and their configurations:

Name	Direction	Neg Diff Pair	Site	Fixed	Bank	I/O Std	Vcco	Wef	Drive Stre...	Slew Type	Pull Type	Phase
All ports (521)												
ext_sbits_o (6)	Output					default (LVCMOS25)	2.500		12 SLOW	NONE		
mgt_112_rx_p (4)	Input	mgt_112_rx_n										
mgt_112_tx_p (4)	Output	mgt_112_tx_n										
vfat2_0_sbits_p (16)	Input	vfat2_0_sbits_n				LVDS_25					NONE	
vfat2_1_sbits_p (16)	Input	vfat2_1_sbits_n				LVDS_25					NONE	
vfat2_2_sbits_p (16)	Input	vfat2_2_sbits_n				LVDS_25					NONE	
vfat2_3_sbits_p (16)	Input	vfat2_3_sbits_n				LVDS_25					NONE	
vfat2_4_sbits_p (16)	Input	vfat2_4_sbits_n				LVDS_25					NONE	
vfat2_5_sbits_p (16)	Input	vfat2_5_sbits_n				LVDS_25					NONE	
vfat2_6_sbits_p (16)	Input	vfat2_6_sbits_n				LVDS_25					NONE	
vfat2_7_sbits_p (16)	Input	vfat2_7_sbits_n				LVDS_25					NONE	

FPGA package

I/O pins and standards

Impact

JTAG chain

The screenshot displays the ISE iMPACT software interface for a Boundary Scan operation. The main workspace shows a JTAG chain diagram with two devices: an xc3s100e bypass (FPGA) and an xc102s bypass (Flash). The TDI and TDO lines are connected between the two devices. A blue box labeled "Identify Succeeded" is positioned below the diagram. On the left, the "IMPACT Flows" pane shows "Boundary Scan" selected, with a red box around it and the text "Set up" next to it. Below that, the "IMPACT Processes" pane shows "Program" selected, with a purple box around it and the text "Program" next to it. The console at the bottom shows the message "PROGRESS_END - End Operation. Elapsed time = 1 sec." and a status bar at the very bottom indicates "Configuration | Digilent Basys2-100 | 4000000".

ISE iMPACT (P.20131013) - [Boundary Scan]

File Edit View Operations Output Debug Window Help

IMPACT Flows

- Boundary Scan (Set up)
- SystemACE
- Create PROM File (PROM File Format...)
- WebTalk Data

IMPACT Processes

Available Operations are:

- Program (Program)
- Get Device ID
- Get Device Signature/Usercode
- Read Device Status
- One Step SVF
- One Step XSVF
- Read Device DNA

TDI

TDO

xc3s100e bypass (FPGA)

xc102s bypass (Flash)

Identify Succeeded

Boundary Scan

Console

PROGRESS_END - End Operation.
Elapsed time = 1 sec.

Console Errors Warnings

Configuration | Digilent Basys2-100 | 4000000