FPGA Design

Part IV - State Machines & Sequential VHDL

Thomas Lenzi





Objective

- We learned how to use an FPGA to code combinatorial logic in VHDL.
- We will now focus on sequential logic and learn how to implement complexer functions in VHDL.
- But first we will have a look at state machines which are useful to control systems.

State Machines

State Machines

- A state machine is a construction in which a system is described by states in which it can be.
- In every state, the actions taken are clearly defined and solely depend on the state of the machine.
- The machine can go from one state to another using clearly defined conditions.
- The transition between state cannot influence the actions of the machine.

Diagrams

• State machines can be illustrated using diagrams.



Exercise

 Draw the diagram of a fruit vending machine that only accepts 1€ and 0.50€ and returns money if the user gave too much.





Processes

• In order to code sequential statements in VHDL, you need to use *processes*.

process(a, b) begin

c <= a <mark>and</mark> b;

- Statements in a process will not be executed sequentially, they will simply be interpreted that way and translated into appropriate logic by the synthesiser (do not compare this to C code).
- Processes take a sensitivity list as parameter.
 Every time one of the signals in the list changes, the process is fired.

Variables & Signals I

• When using processes, you can create *variables* at the beginning of the process.

```
process(a, b)
variable tmp : std_logic := '0';
begin
tmp := a and b;
c <= tmp;</pre>
```

```
end process;
```

- The difference between *signals* and *variables* is that *signals* are concurrently assigned, while *variables* are sequentially assigned.
- The value of the *variable* is saved between the various times the process is fired.

Variables & Signals II

 In this example, the process will fire every time the clock changes, but the IF statement requires it to be high.

- The variable is first set to '0' and then inverted. Therefore, the output will always be '1'.
- The signal is first set to '0', but this instruction is overwritten by the following one. The signal will thus oscillate.

process(clk)

```
variable var : std_logic := '0';
```

```
begin
```

```
if (clk = '1') then
    var := '0';
    var := not var;
    sig <= '0';
    sig <= not sig;</pre>
```

end if:

Variables & Signals III

```
library ieee;
use ieee.std logic 1164.all;
entity TripleAND is
port (
    a
       : in std logic vector(2 downto 0);
      : out std logic;
    b
      : out std logic
    С
);
end TripleAND;
architecture Behavioral of TripleAND is
    signal sig : std logic := '1';
begin
    process(a)
        variable var : std logic := '1';
    begin
        for I in O to 2 loop
```

sig <= sig and a(I); var := var and a(I);



end loop;

b <= sig;</pre>

 $c \ll var;$

Propagation delays and variables

- You must use variables with care as they will produce cascading logic.
- When running at low speed, the delay induced by this logic is not significant compared to the clock speed. But when using higher clock speed, you must ensure that the delay is less than the clock period.



Sequential Statements

If / elsif / else

```
process(a, b)
begin

if (a = '1' and b = '1') then

    c <= '1';
elsif ((a = '1' and b = '0') or (a = '0' and b = '1')) then

    c <= '0';
else
    c <= '0';
end if;
end process;</pre>
```

- The if / elsif / else statements have a similar use as in C.
- When encoding conditions, be sure to cover all possible cases!

Case

```
process(a, b)
```

```
variable tmp : std logic vector(1 downto 0);
```

```
begin
```

```
tmp := a & b;
case tmp is
    when "11" =>
        c <= '1';
    when "10" | "01" =>
        c <= '0';
    when "00" =>
        c <= '0';
    when others =>
        c <= '0';
end case;
```

- The case statement has a similar use as in C.
- Each possibility can hold multiple sequential statements.
- When encoding conditions, be sure to cover all possible cases!

For & While

```
process(sw_i)
variable J : integer := 0;
begin
for I in 0 to 5 loop
leds_o(I) <= sw_i(I);</pre>
```

end loop;

```
J := 0;
```

```
while (J < 8) loop
```

```
leds_o(J) <= sw_i(J);
```

J := J + 1;

end loop;

- Processes can use For and While loops to duplicate logic, similarly to the For Generate statements.
- Not every piece of code using For and While statements can be translated to logic. ISE will issue an error when this happens.

Using the Clock

- To use the clock as timer, you have to make use of the *rising_edge* function. It will ensure that the process is fired when the clock changes from low to high.
- Using this function in designs will result in the use of DFFs to buffer values.
- This is the proper way to code state machines.

```
process(sw_i)
```

```
variable led : std_logic := '0';
```

```
begin
```

```
if (rising_edge(clk)) then
```

```
led := not led;
```

```
leds_o <= (others => led);
```

```
end if:
```

Exercise

 Design a fruit vending machine that only accepts 1€ and 0.50€ (represented by two buttons) and returns money if the user gave too much. Fruits cost 2€.

Solution

```
process(clk)
    variable state : integer range 0 to 4 := 0;
    variable money : unsigned(7 downto 0) := (others => '0');
begin
    if (rising edge(clk)) then
        -- Waiting
        if (state = 0) then
            fruit <= '0';</pre>
            toomuch <= '0';
            if (add 1 = '1') then
                state := 1;
            elsif (add 05 = '1') then
                state := 2;
            else
                state := 0;
            end if:
        -- +1
        elsif (state = 1) then
            money := money + 100;
            if (money >= 200) then
                state := 3;
            else
                state := 0;
            end if:
        -- +0.5
        elsif (state = 2) then
            money := money + 50;
            if (money \geq 200) then
                state := 3;
            else.
                state := 0;
            end if:
```

```
-- Give fruit
        elsif (state = 3) then
            fruit <= '1';
            if (money = 200) then
                money := 0;
                state := 0;
            else
                state := 4;
            end if:
        -- Return money
        elsif (state = 4) then
            toomuch <= '1';
            money := 0;
            state := 0;
        -- Safety else
        else
            money := 0;
            state := 0;
        end if:
    end if:
end process;
```

Packages

Packages

- Next to regular VHDL entities, you can also create Packages.
- Packages hold functions, procedures, custom data types, constants, etc. They are toolboxes that contain helping tools.
- To create a VHDL package, add a new file and select "VHDL Package".

Package Structure

library IEEE; use IEEE.STD_LOGIC_1164.all;

package my_package is

-- Prototypes

end my_package;

package body my_package is

-- Bodies

end my_package;

- Packages are decomposed in two parts: header and body.
- The header contains the custom data types, constants, and the functions and procedures headers.
- The body contains the logic of the functions and procedures.

Types and Constants

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
package my package is
    subtype vector_8 is std_logic_vector(7 downto 0);
    type my_type is record
        sig1
             : std logic;
                : std logic vector(7 downto 0);
        sig2
    end record:
    type array4x8 is array(0 to 3) of std logic vector(7 downto 0);
    type enumerate is (VALUE_0, VALUE_1, VALUE_2);
    constant number of entities : integer := 5;
end my package;
package body my package is
    -- Bodies
```

```
end my_package;
```

- In VHDL, you can create new types:
 - subtype is simply an alias to an existing type;
 - record is similar to a struct in C and holds multiple signals;
 - array defines an array of elements of a given type;
 - *enumerate* defines a list of values a signal can hold.
- You can also define constants that can be used in your design.

Functions

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
```

```
package my_package is
```

```
function my_function(
    signal var1 : std_logic;
    signal var2 : std_logic
) return std logic;
```

```
end my_package;
```

```
package body my_package is
function my_function(
    signal var1 : std_logic;
    signal var2 : std_logic
) return std_logic is
    variable tmp : std_logic;
begin
    tmp := var1 and var2;
    return tmp;
end function;
```

end my_package;

- All the parameters of a function are inputs.
- A function can only return one value.
- Statements in a function are sequential.

Procedures

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
package my package is
    procedure my procedure(
        constant var1 : in std logic;
        signal var2 : in std logic;
        signal var3 : out std logic
   );
end my package;
package body my package is
    procedure my procedure (
        constant var1 : in std logic;
        signal var2 : in std logic;
        signal var3 : out std logic
    ) is
        variable tmp : std logic;
    begin
        tmp := var1 and var2;
```

```
var3 <= tmp;
end procedure;
```

```
end my_package;
```

- Procedures apply logic to signals.
- The parameters of a procedure can be in/out signal/constants/ variables.

Using Packages

library ieee; use ieee.std logic 1164.all;

library work; use work.my_package.all;

entity toplevel is
end toplevel;

architecture Behavioral of toplevel is

signal vec : vector_8 := (others => '0');

signal rec : my_type;

signal table : array4x8 := (others => (others => '0'));

signal enum : enumerate := VALUE_0;

signal s1, s2, s3, s4 : std_logic;

begin

```
vec(1 downto 0) <= "11";
rec.sig1 <= '0';</pre>
```

rec.sig2 <= x"AB";</pre>

table(0)(3 downto 0) <= x"F";

enum <= VALUE_1;

```
s3 <= my_function(s1, s2);</pre>
```

my_procedure(s1, s2, s4);

- To use your package you need to include if using the *use* statement.
- Types can then be used for signals.
- Functions and procedures can then be called.

Back to State Machines

A Better State Machine

- To allow for better optimisation and clarity, the state machine should respect the following rules:
 - The code that dictates the transitions between states and the code that acts depending on the state the machine is in should be separate.
 - The state variable should be an enumerate type.

Solution

30

architecture Behavioral of ex4 is

```
type states is (WAITING, ADD_1, ADD_05, CHECK, GIVE, TOOMUCH);
signal state : states := WAITING;
```

begin

```
State transitions
process(clk)
begin
    if (rising edge(clk)) then
        case state is
            when WAITING =>
                if (add 1 = '1') then
                     state := ADD 1;
                elsif (add 05 = '1') then
                    state := ADD_05;
                else
                     state := WAITING;
                end if:
            when ADD 1 | ADD 05 =>
                state := CHECK;
            when CHECK =>
                 if (money = 200) then
                    state := GIVE;
                elsif (money > 200) then
                     state := TOOMUCH;
                else
                     state := WAITING;
                end if:
            when GIVE =>
                state := WAITING;
            when TOOMUCH =>
                state := GIVE;
            when others =>
                state := WAITING;
        end case:
    end if:
end process;
```

State actions

```
process(clk)
begin
    if (rising edge(clk)) then
        case state is
             when WAITING =>
                 fruit <= '0';</pre>
                 toomuch <= '0';
             when ADD 1 =>
                 money := money + 100;
             when ADD 05 =>
                 money := money + 50;
             when CHECK =>
                 null:
             when GIVE =>
                 fruit <= '1';
                 money := 0;
             when TOOMUCH =>
                 toomuch <= '1';
                 money := 0;
             when others =>
                 money := 0;
                 fruit <= '0';</pre>
                 toomuch <= '0';
        end case:
    end if:
end process;
```

Simulations

Test Benches

- Test Benches are VHDL entities that drive signals into a Unit Under Test (UUT).
- They simulate components that are not in the FPGA or that are not yet implemented (clocks, communication protocols, ...).
- Test benches can only be used in simulation and cannot be synthesised.

Create a Test Bench

- Go to "Project > New Source..."
- Select "VHDL Test Bench" and give it a name with a .vhd extension, then click "Next"
- On the next window, select the file for which you want to create a test bench and click "Next" and then "Finish"

33

> New Source Wizard	×
Select Source Type Select source type, file name and its location.	
BMM File Implementation Constraints File IP (CORE Generator & Architecture Wizard) MEM File Schematic User Document Verilog Module VHDL Module VHDL Dackage VHDL Test Bench Embedded Processor	File name: tb_toplevel.vhd Location: Z:\Documents\Snippets\Training Add to project
More Info	Next > Cancel

ISE Simulation Environment



- To use the test bench, you need to switch to the simulation environment by selecting the *Simulation* view.
- In this environment, you will see that a new file is present and that it includes the entity you previously selected.
- The tools on the bottom of the screen also changed.

Structure of a Test Bench

```
constant clk i period : time := 10 ns;
-- instantiate the unit under test (uut)
uut: entity work.toplevel
port map (
    clk i
            => clk i,
    reset i => reset i,
            => a i,
    a_i
    b i
            => b i,
    со
            => c o
);
-- clock process definitions
clk i process :process
begin
    clk i <= '0';
    wait for clk i period/2;
    clk i <= '1';
    wait for clk i period/2;
end process;
-- stimulus process
stim proc: process
begin
    -- hold reset state for 100 ns.
    wait for 100 ns;
    wait for clk i period*10;
    -- insert stimulus here
    wait:
end process;
```

-- clock period definitions

- The logic inside a test bench uses the statements we previously reviewed, but it adds the possibility to use the *wait for* statement to wait for a given amount of time.
- In this example, the clock will be generated by the *clk_i_process* process which changes the value of the clock every 5 ns.
- Test benches recognise clock signals when their name start with *clk* and automatically create a process to generate them.

Code to Analyse

```
library ieee;
use ieee.std logic 1164.all;
entity toplevel is
port(
    clk i : in std logic;
    reset i : in std logic;
    a i : in std logic;
   b i : in std logic;
    со
        : out std logic
);
end toplevel;
architecture Behavioral of toplevel is
begin
    process(clk i)
    begin
        if (rising edge(clk_i)) then
            if (reset i = '1') then
               c o <= 'O';
            else
                c_o \ll a_i and b_i;
            end if:
        end if:
    end process;
```

```
end Behavioral;
```

 The previous test bench will be used to analyse the following code.

Generating Signals

• To analyse our logic, we will use the following code:

```
-- stimulus process
stim proc: process
begin
    reset i <= '1';
    a i <= '0';
    b i <= '0';
    wait for 100 ns;
    reset i <= '0';
    wait for clk i period * 10;
    a i <= '1';
    wait for clk i period * 3;
    b i <= '1';
    wait for clk i period * 3;
    a i <= '0';
    wait for clk i period * 3;
    b i <= '0';
    wait.
end process;
```

- reset_i will be held high during 100 ns and then put low;
- *a_i* will then go high for 6 ns;
- *b_i* will be high for 6 ns;
- both a_i and b_i are put back low.
- The final *wait* statement without a specific duration insures that the process will never be ran again.

Running the Simulation

- To run the simulation, select the test bench in the top left menu, and double-click on "Simulate Behavioural Model".
- A new window appears from the ISim program.
- ISim plots the input and output signals of the top level.

Simulation Result

- Using the controls to zoom out, you can observe the results of the simulation.
- As expected, c_o is high only when both a_i and b_i are high at the rising edge of clk_i.



Exercise

• Re-write the code of a the vending machine using types and create a test bench for it.

Best Practice VHDL

Common

- The file's name is the entity's name
- Use test benches whenever possible
- Use named signal mapping for entities
- When using case, when, ... cover all the possible conditions
- Use constants when possible
- Avoid variables and use signals

lOs

- Only use IN and OUT modes
- Add sufixes _i or _o to inputs and outputs
- Only use std_logic, std_logic_vector, or (un)signed signals or records using them as IOs

Vectors

- Vectors always start at 0
- Vectors are always going downwards

Clocks and Resets

- Use synchronous resets
- Resets are active high
- Initialise all the signals at reset
- Use the rising edge of the clock
- Synchronous processes only have the clock in their sensitivity list

Communication Protocols

UART

- The Universal Asynchronous Receiver/Transmitter (UART) is a protocol that uses two wires: one to receive and one to transmit data.
- The clock is not transmitted thus both parties must agree on the sampling frequency of the signal (9600 Hz is the most common).



12C

- In I2C, a master controls multiple slave by addressing them.
- The master and slaves use the same data line (sda) to transmit information that is synchronised to a clock line (sck).
- When a module is not using the lines to transmit data, they should pull it to high impedance in order to avoid shorts.



SPI



- SPI uses a Chip Select SS# bus to allow the master to select the slave it wishes to address.
- The master sends the clock SCLK and data MOSI (Master Out Slave In) to the slaves which respond using a separate wire MISO (Master In Slave Out).

Exercise Using the 7-segments display

Exercise

- Develop a VHDL entity that will control the 7segment display.
- It should take four 4-bit busses as input and represent their hexadecimal value on the four digits of the display.

7-segments Display



- We want to control the 7-segments display and be able to display hexadecimal characters on it.
- The only thing the user has to do is set 4 buses (one per digit) which hold the values he wants to display.

Questions

What IOs do we need to add to our design?

Is this a sequential or combinatorial design?

What inputs drive the design?

Do we need a state machine? If so, what are the states?

Step 1: IOs

- clk_50MHz_i : input clock
- reset_i : input reset

enti	ity seg is		
port	t (
	clk_50MHz_i	:	in std_logic;
	reset_i	:	in std_logic;
	x0_i	:	<pre>in std_logic_vector(3 downto 0);</pre>
	x1_i	:	<pre>in std_logic_vector(3 downto 0);</pre>
	x2_i	:	<pre>in std_logic_vector(3 downto 0);</pre>
	x3_i	:	<pre>in std_logic_vector(3 downto 0);</pre>
	seg_o	:	<pre>out std_logic_vector(6 downto 0);</pre>
	dp_o	:	out std_logic;
	an_o	:	out std_logic_vector(3 downto 0)
);			
end	seg;		

- x0_i, x1_i, x2_i, x3_i : values to print on the segments
- seg_o : output data that will be sent to the display
- dp_o : status of the point LED
- an_o : select the active segment

Step 2: Clock

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
architecture Behavioral of seg is
    signal counter : unsigned(15 downto 0) := (others => '0');
begin
    process(clk_50MHz_i)
    begin
        if (rising_edge(clk_50MHz_i)) then
            if (reset_i = '1') then
                counter <= (others => '0');
            else
                 if (counter = 50_{000}) then
                     counter <= (others => '0');
                     -- Event at 1 kHz
                else
                     counter <= counter + 1;</pre>
                end if;
            end if;
        end if;
    end process;
end Behavioral;
```

- Divide the input clock from 50 MHz to 1 kHz.
- Using a counter, we generate a 1 kHz "clock".

Step 3: States

```
type states is (AN0, AN1, AN2, AN3);
signal state
                : states := AN0;
-- Change states
process(clk_50MHz_i)
begin
    if (rising_edge(clk_50MHz_i)) then
        if (reset_i = '1') then
            counter <= (others => '0');
        else
            if (counter = 50_{000}) then
                 counter <= (others => '0');
                 case state is
                    when ANØ
                                 => state <= AN1;
                    when AN1 => state <= AN2;
                    when AN2 => state <= AN3;
                    when AN3 => state <= AN0;
                    when others => state <= AN0:
                end case;
            else
                 counter <= counter + 1;
            end if;
        end if;
    end if:
end process;
```

- We will use 4 states, one for each active anode.
- The transition between states will be done every 1 ms.

Step 4 : Data Translation

<pre>type array4x4 is array(0 to 3) of std_logic_vector(3 downto 0); type array4x7 is array(0 to 3) of std_logic_vector(6 downto 0);</pre>
<pre>signal number : array4x4 := (others => (others => '0')); signal segments : array4x7 := (others => (others => '0'));</pre>
<pre> Convert the numbers to segments number(0) <= x0_i;</pre>
<pre>number(1) <= x1_i; number(2) <= x2_i; number(3) <= x3_i;</pre>
<pre>translate_loop: for I in 0 to 3 generate begin</pre>
<pre>with number(I) select segments(I) <=</pre>
"1000000" when "0000", 0
"1111001" when "0001", 1
"0100100" when "0010", -2
"00110000 when "0100" 4
"001001 when "0100", -5
"0000010" when "0110", 6
"1111000" when "0111" 7
"0000000" when "1000", 8
"0010000" when "1001", 9
"0001000" when "1010", A
"0000011" when "1011", B
"1000110" when "1100", C
"0100001" when "1101", D
"0000110" when "1110", E
"0001110" when "1111", F
"1111111" when others;

- The 7-segments display uses a data bus of 7 bits while the user uses 4 bits representing a number.
- We have to convert the number to the display.

Step 5 : Data Signalling

```
process(clk_50MHz_i)
begin
    if (rising_edge(clk_50MHz_i)) then
         if (reset_i = '1') then
             an_o <= "1111";
             seg_o \ll (others \Rightarrow '1');
        else
             case state is
                 when ANO =>
                      an_o <= "1110";
                      seq_o <= seqments(0);</pre>
                 when AN1 =>
                      an_o <= "1101";
                      seg_o <= segments(1);</pre>
                 when AN2 =>
                      an_o <= "1011";
                      seg_o <= segments(2);</pre>
                  when AN3 =>
                      an_o <= "0111";
                      seg_o <= segments(3);</pre>
                 when others =>
                      an_o <= "1111";
                      seg_o \ll (others \Rightarrow '1');
             end case;
        end if;
    end if;
end process;
```

— Action on states

• Finally we need to transfer the data to the display.